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• ADD TO FAVOURITES 
This study explores d imensional optimization at different high logic-level voltages for six si licon nanowire 
t ransistor (SiNWT)-based stat ic random-access memory (SRAM) cell. This study is the first to demonstrate 
diameter and length of nanowires with d ifferent logic voltage level (V dd optimizations of nanoscale SiNWT-based 
SRAM cell. Noise margins and inflection voltage of butterfly characteristics are used as l imit ing factors in this 
optimization. Results indicate that optimization depends on nanowire dimensions and V dd· The increase in V dd 
from 1 V to 3 V tends to decrease the dimensions of t he optimized nanowires but increases the current and 
power. SRAM using nanowire transistors must use V dd of 2 or 2.5 V to produce SRAM with lower dimensions, 
inflection currents, and power consumption. 
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